Abstract-We propose a technique of selecting seeds for the LFSR-based test pattern generators that are used in VLSI BISTs. By setting the computed seed as an initial value, target fault coverage, for example loo%, can be accomplished with minimum test length. We can also maximize fault coverage for a given test length. Our method can be used for both test-per-clock and test-per-scan BISTs. The procedure is based on vector representations over G F ( 2 " ) , where m is the number of LFSR stages. The results indicate that test lengths derived through selected seeds are about sixty percent shorter than those derived by conventionally selected seeds for a given fault coverage. We also show that seeds obtained through this technique accomplish higher fault coverage than the conventional selection procedure. I n terms of the c7552 benchmark, taking a test-per-scan architecture with a 20-bit LFSR as an example, the number of undetected faults can be decreased from 304 to 227 for 10,000 LFSR patterns using our proposed technique.
INTRODUCTION
The cost of testing VLSIs has been increasing with the rapid advances in semiconductor technology [ 11. With increasing VLSI clock frequencies and scales, we must use more expensive testers over longer periods of time. Designs that provide testability such as scan design and built-in self-tests (BISTs), have been studied to reduce the amount of time we have to use these expensive testers. In terms of BISTs, a device under test integrates both a test pattern generator (TPG) and a test response compactor (TRC) [2] . As a result, we may be able to reduce the cost of including a tester [3-51. A linear feedback shift register (LFSR) is generally used for a TPG, and a multiple input signature register (MISR) is used for a TRC. A pseudo random pattern generator (PRPG) using an LFSR internally inputs test vectors to the circuit under test (CUT). However, to achieve high single stuck-at fault coverage, such as 95%, requires a long time for testing. Many studies have been done and these have reported on ways to overcome this difficulty.
Weighted pseudo random testing puts test vectors into the CUT, where each bit of the vectors has weighted probabilities of "0" or "I", so that it can detect more faults than the original pattern . Another technique to improve testability and observability is to insert control and observation points [8-91. Inserting test points however, changes the CUT structure resulting in signal delay in the test. Dostie et al. also proposed a scan BIST structure to enhance CUT testability [lo] .
Although these techniques are useful, it is quite difficult for us to accomplish high fault coverage with limited test length. Consequently, mixed mode BISTs have been proposed, combining pseudo-random tests along with testcube information [3, 11, 121 . Reseeding of LFSRs has also been proposed. This can utilize encoded testcubes because the number of specified bits in a testcube is generally smaller than the length of the scan chain. Using this method, we require an LFSR with (s + 20) bits to encode a testcube for s specified bits with a probability of 1 - [21] and it can achieve high fault coverage.
In this work, we propose a procedure that selects the LFSR seed to improve random-pattern-test quality. The technique is based on vector representation over GF (2") . We also propose a technique of selecting a seed that can achieve target fault coverage with minimum test length for a given polynomial. We propose an additional technique of seed selection that can achieve maximum fault coverage for a given test length and for a given polynomial. In other words, the number of undetected faults is reduced to a minimum. Although the above techniques require prior off-line calculation, they considerably improve pseudo-random testing without the need to change circuits in the CUT. When these techniques are applied to a mixed-mode BIST such as reseeding, bit-flipping or bit-fixing, the amount of additional circuits is reduced. The proposed seed-selection techniques are able to be applied not only to typical LFSRs but also to other types of PRPGs such as CA based PRNGs [22] , GLFSRs [23] and PRPGs with phase shifters [24] .
DEFINITIONS
A PRPG based on an LFSR generates a test pattem sequence after setting a seed. We first applied the method to the test-per-clock BIST structure in Fig. 1 , where the CUT is a combinational circuit. In a later section, we will consider test-per-scan BISTs. Once an LFSR seed is established, then the succeeding output test sequence is uniquely determined. In this manuscript, we consider single stuck-at faults.
The LFSR in Fig. 1 and LR(a'+',n,) can be computed by fault simulations. For a given CUT, n p , and LFSR, there is at least one seed that detects n,, faults with a minimum test length. We call this the minimum test length seed a" , and its index is termed i * , that is, i' = arg min{L(a',n,)} .
(1)
LFSR SEED AND OUTPUT TEST PATTERN SEQUENCE
In this section, we assume that the test-per-clock BIST has been used in the s386 circuit, which is one of the ISCAS'89 benchmark circuits. This circuit has 13 inputs. Figure 2 shows test lengths where 100% fault coverage is achieved as a function of each seed index. The number of detectable faults for the s386 is 384. For example, L(a0,384)= 1783. The relationship between seeds and test lengths when using LFSR test-per-clock testing is in Fi . 2. That is to say, when an index i is increased to & + I ) , the test length 
then L ( a ' , 100) = 7 . Similarly, the set of faults detected by 6 pattems from a' to a' includes all the faults detected
then, L(a* ,100) = 6 .
Suppose the set of faults detected by 4 patterns from a4
to a' does not include all the faults detected by a', that is,
then the test length for seed a4, L(a4, loo), gets longer. In the example in Fig. 3 , the test length for a4 is 10. 
SEED-SELECTION ALGORITHM FOR TEST-PER-CLOCK BIST
We will describe the algorithm used to select the minimum test-length seed by using an example. The algorithm consists of two steps. "
Step A" was used to find the minimal test length and "Step B' was used to find if there was a shorter minimal test length.
I . Step A
For current index i , we need to find the "next" index of minimal test length seed i , , , that is greater than i. First, calculate test length 1 for seed a' using L(a', npr) .
Next, apply the reverse order pattern [20] and calculate L, ( a ' + ' -' , n j x ) .
The value obtained is the minimal test length l,,,," , because the following equations hold:
and Fa,.< ,-Q Fa..,-fl-.l Fa<.j.2-., u... U . (6) im,, = i + 1 -lmgn .
The index i,,,," that attains the minimal test length lm,, is 
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Step-B, we try to find a minimal test length shorter than that found through the seed detected by Step-A.
The test length for the seed of index i,,, + 1 is longer than l,,,," . First, we set the current index i = i ",," + 1 , and calculate the test length 1 for index i using L(a', n p ) in
Step-B-l . Next, we calculate the index whereby it is possible to achieve target fault coverage using the shorter test length in Step-B-2. In Step-B-2, we use the properties of (a), and (b) in the previous section. This is because the following expressions hold:
and This equation indicates that the seeds for the index between i and i + 1 -l,,, are not candidates for minimal test lengths that are shorter than the lm," calculated in the previous
Step-A. Thus, the current index i is updated as
Then, calculate the test length 1 for the new seed a' using L(a' , n j x ) in Step-B-3.
If the test length 1 is shorter than l,,,,", then the minimal test length can be calculated using Step-A. Otherwise, try to find the next possible index that has a shorter test length by repeatedly applying Step-B-2.
The above calculation is continued while index i is shorter than 2" -1. In Fig. 5 , the test length for seed a4 is calculated using L ( a 4 , n j r ) at step-B-1. In this figure, L ( a 4 , n, (11) Therefore seeds from a4 to a9 are definitely not candidates for minimum test length. Seeds that may accomplish shorter test lengths than 5 are calculated at step-B-2. Here, the seed is a". The test length I for seed a" is calculated by L(alo, n j r ) . In the figure, the test length 1 is 4. If we use a seed whose index is more than 10, there is a possibility that the test length will be shorter than 4. In this case, Step-A is applied.
In Fig. 6 , Step-B-1 and Step-B-2 work the same as in Fig.   5 . That is, L ( a 4 , n , ) = 10. Then, the candidate seed is a".
The test length for seed a" is calculated using L(a'",nJx)
In Fig. 6 , L(a",n,) = 7. In this case, Step-B-2 is repeated until the next possible seed that can attain a shorter test length is calculated. Since the number of inputs for the s386 benchmark is 13, an exhaustive search for the minimum test length is possible to compute for a given LFSR. Using this approach, the process time required was about 40 minutes on an AT-compatible PC (Pentium 3, 1 GHz clock with 256-MB memory). In contrast, the calculation time for the proposed method is about 4 seconds. 
SEED-SELECTION ALCORITHMN FOR TEST-PER-SCAN BISTS
The test-per-scan BIST in Fig. 7 To put it differently, the seeds are expressed as Po = a', P, =.ak, P2 = a 2 k , . . . . It is desirable for ( 2" -1 ) and k to be prime. Otherwise, we need to add dummy flip-flops to the scan chain to satisfy this condition. There is an example in Fig 8, p I , p 2 ; . ., p9 are generated.
The seed PI corresponds to output test pattern pi, and so on.
We can obtain a seed selection procedure that yields minimum test length for test-per-scan testing by using the same technique as that used for test-per-clock testing. However, it is difficult for test-per-scan testing to accomplish high target fault coverage such as 99.99%. The scan BIST structure makes it much more practical to select a seed that can detect as many faults as possible for fixed test length, I, . Let us introduce function N ( P I , I,), which derives the number of detected faults for seed P, and fixed test length Ijx . Thus, the best seed for test-per-scan testing, PI. is expressed as:
In the following, we term j as the seed number for P, .
Therefore, PI. is the optimum seed number whose corresponding seed PI. is the maximum number of detected faults with fixed test length. Function N(PJ, I , ) can be computed by fault simulation the same as L ( a i , n p ) and By slightly modifying the algorithm described in the previous section, the seed can be selected for test-per-scan BISTs. To put it another way, in this section the target number of detected faults is dynamically updated for the given fixed test length I , . This technique selects a seed that maximizes the number of detected faults with a limited length of test pattems.
The algorithm consists of Step-A*, which calculates the tentative target number of detected faults with test length I , ,
and Step-B*, which examines whether there is a seed that can detect more faults.
In
Step-A*, the number of faults detected with seed PI is first calculated for test length Ijr by means of function N b J , I J x ) . We consider the number obtained, n, , as the tentative target number of detected faults for the following steps. Next, the minimal test length I,,,," for n, is calculated using 15~(P,+,,-~,n,) . The seed number j,,, corresponding to the minimal test length is j + l , -Imm..
Step-A* is repeated, until the test length I of seed PI_+, is longer than I j T .
When the test length 1 of seed flJmn+l is longer than I J x , we go to Step-B*. In
Step-B*-1, the current seed number j is updated by j + 1 , and we calculate test length I = L ( P , , n , ) . In Step-B*-2 we update the current seed number j using j + I -ljr + 1 . In
Step-B*-3, we calculate L, (a'+', n, 1 .
test length 1 = L(P,, n,) . When the test length 1 is longer than 1, -1 , we return to Step-B*-2. If test length 1 is ( ljr -1 ), we go to Step-A* and the tentative target number of detected faults is re-calculated.
For an m-bit LFSR, these steps are repeated until the seed number j reaches (2" -2 ). At the end of the algorithm, n, is n*, the maximum number of faults detected with fixed test length 1,. The corresponding seed number j is j * . Figure 9 has an algorithm to select seeds that can detect the maximum number of faults through a PASCAL-like description. Algorithm for selecting seeds to detect maximum nul Fig. 9 faults using fixed test length.
EXPERIMENTAL RESULTS er of
The procedure in the previous section applied to benchmark circuits. The computer we used in this section is an IBM e-server pSeries 690 with single processor class nodes. We considered the BIST structure in Fig. 7 , that is, a test-per-scan BIST using an LFSR and one scan chain. We used one hundred 16-bit and twenty 20-bit LFSRs because of computational requirements. These LFSRs were applied to the ISCAS'85 circuits and the combinational circuits of the ISCAS'89 benchmark. We used the 16-bit seed "0000000000000001" and the 20-bit seed "00000000000000000001" and these seeds were expressed as Po.
Minimum Test Length for 100% fault coverage
First, we selected a seed that could achieve the minimum length to cover 100% of faults using a test-per-scan BIST with a 16-bit LFSR. Table 2 lists the results for some of the ISCAS'85 and ISCAS'89 circuits. We selected seeds using 100 primitive polynomials for each circuit. The first column has the circuit name, the next, " Nph", is the number of polynomials out of 100 which could achieve 100% fault coverage. The third and fourth columns show the average and minimum test lengths using seed P, for Npl polynomials.
The fifth and sixth columns have the average and minimum test lengths using our proposed method for Nph polynomials. The CPU time is in the seventh column.
For example, for the c432 benchmark, 100% fault coverage was achieved for all 100 polynomials. We could reduce the test lengths to 60% compared with those using seed P, by applying our procedure, except for the c2670 and c7552 benchmarks. For I, = 1,000 and seed P, the average number of undetected faults is 461, and the minimum is 404. In contrast, the average and minimum number of undetected faults using the proposed technique are 388 and 345, respectively. As shown in Table 3 , the number of undetected faults is reduced for I , = 1,000. The average CPU time for one polynomial is 472 seconds.
For seed Po with 10,000 patterns, the minimum number of undetected faults is 238 for a hundred 16-bit primitive polynomials. Using our seed technique, the minimum is 234.
In this case, we could hardly find any improvement, because the fixed test length was too long for the length of the LFSR sequence.
We selected seeds for the c7552 benchmark with twenty 20-bit primitive polynomials. The results are in Table 4 . For seed Po with 10,000 patterns, the minimum number of undetected faults is 270. Compared with 16-bit polynomials, the minimum number of undetected faults has increased. In this case, trying many polynomials such as 100 for seed Po is more effective than increasing the number of polynomial bits. Using our seed technique, the average is 243, and the minimum is 227 obtained through only 20 polynomials. 
CONCLUSION
In this paper, we proposed a technique for selecting the LFSR seeds used in VLSI BISTs, for a given primitive polynomial, to improve test quality, such as, decreasing test length and increasing the number of detected faults. First, we presented an algorithm for a test-per-clock BIST from which a seed was derived that has a minimum test length to cover the target fault. Next, we presented an algorithm for a test-per-scan BIST from which a seed was derived that detected the maximum number of faults with a fixed test length.
We applied the techniques to the ISCAS'85 benchmark circuits and combinational parts of the ISCAS'89 benchmark circuits. The experimental results, using the first algorithm obtained a test length that provided 100% fault coverage. This reduced test lengths down to 60% for seed We applied the second algorithm to the c7552 benchmark circuit using a 20-bit LFSR. For a test length of 10,000 LFSR patterns, the minimum number of undetected faults was 227, while that for seed Po was 270. This means that 43 more faults could be detected by only changing the seed.
Although this method requires off-line calculation, the test-application time can be reduced for a given fault coverage, or the number of undetected faults can be reduced without the need for additional hardware. The fewer undetected faults remaining, the fewer additional circuits required. Thus, the proposed seed selection algorithms can be applied not only to conventional BISTs but also mixed-mode BISTs such as those with reseeding, bit-flipping, and bit-fixing. p, = 00.. . O l .
